Front-end monolithic integration has enabled photonic devices to be fabricated in bulk and thin-SOI CMOS as well as DRAM electronics processes. Utilizing the CMOS generic process model, integration was accomplished on multi-project wafers that were shared by standard electronic customers without requiring in-foundry process changes. Simple die or wafer-level post-processing has enabled low-loss waveguides by the removal of the substrate within photonic regions. The custom-process model of the DRAM industry instead enabled optimization of the photonic device fabrication process and the potential elimination of post-processing requirements. Integrated singlecrystalline silicon waveguide loss of ~3 dB/cm has been achieved within a 45nm thin-SOI CMOS process that is currently used to manufacture microprocessors [1] . A fully monolithic photonic transmitter including a pseudo-random bit sequence (PRBS) generating digital backend was also demonstrated within this process [1] . The constraints of zero-change integration have limited achieved polysilicon waveguide loss to ~50 dB/cm with commercially available bulk CMOS processes [2] . Custom polysilicon deposition and processing conditions available for DRAM integration have also led to the demonstration of ~6 dB/cm loss waveguides suitable for integration within electronics processes utilizing bulk silicon starting substrates [3] . An overview of required process features, device design guidelines and integration methodology tradeoffs will be presented. Relevant device metrics of area and energy efficiency as well as achievable photonic device performance will be presented within the context of monolithic front-end integration within state-ofthe-art electronics processes. Applications of this research towards the implementation of a computer system utilizing photonic interconnect for core-to-memory communication will also be discussed.
INTRODUCTION
In this work, we describe a design, layout and fabrication methodology to integrate nanophotonic devices within state-of-the-art electronic manufacturing platforms for both logic and memory circuits. Importantly, the addition of the nanophotonic elements should not reduce the performance of the integrated transistors or require specialized processing in the CMOS cases that would limit the traditional foundry model of the industry. Integration within these processes not only extends the economies of scale present in the electronics industry to the ultraprecise fabrication required for nanophotonic devices, but also enables new classes of electronic-photonic integrated circuits (EPICs). Since the frequencies of operation of the transistors within these silicon-based processes are exceeding 300 GHz, it is a suitable platform for very high speed application specific functionality that has historically only been achievable with specialized III-V semiconductor based technologies.
The design and fabrication challenge for monolithic integration of photonics within an existing process is to identify a suitable set of layers that provide enough flexibility to produce all of the required devices. Due to the general-purpose model of CMOS foundries, the fabrication process steps are standardized for all users. Instead, the sole flexibility is in the design of the masks used to pattern these existing layers. This constraint has required the structures used to implement all of the photonic components to be rethought and adapted to fit inside the existing process box. There are two exceptions to this general principle. First, the layer structure of the electronic processes does not allow for the formation of a sufficiently thick low index under-cladding for the photonic devices in the standard process. To address this problem, a post-process localized substrate removal technology has been developed that does not affect electronic performance or compromise the foundry model. Second, the DRAM process manufactures a single product and therefore process technology is optimized to that purpose. This specificity allows for process tweaks and additions to integrate photonic devices with optimized processes by introducing steps compatible with the existing process flow. These changes do not present the problem they would in CMOS since there is no DRAM foundry system that forces process uniformity.
ALTERNATIVE INTEGRATION METHODOLOGIES
Due to the widely-recognized value of integrating silicon-based electronic and photonic devices, several alternative integration platforms have been previously proposed in the literature. These approaches can be broken down into three main subgroups that I will address individually.
Thick-SOI
The first approach is to modify the starting substrates and in foundry processes to integrate photonic devices within the CMOS front end [4] [5] [6] . The chief drawback with any approach that requires specialized processing is that modifications isolate photonics process development from the standard electronics foundry infrastructure. This requires the photonics developers to fully support the cost of the process line as well as individual production masks. The process development work to modify the wafer-level fabrication steps then occur not only the non-recoverable engineering cost of the modifications, but also an opportunity cost of occupying a fabrication line that may be used for highvolume manufacturing of electronic circuits.
To date, front-end monolithic integration has required non-standard silicon-on-insulator (SOI) starting wafers in which the buried-oxide (BOX) thickness is an order of magnitude thicker than is used in deeply-scaled SOI-CMOS processes. The resulting cross section is illustrated in Figure 1 . The thermal impedance of the thicker BOX impacts the circuit performance and requires the recalibration of many wafer-level processes [7] . Increasing the buried oxide thickness from under 200 nm to above 2 µm increases the total thermal impedance of the substrate by an order of magnitude. First of all, the higher thermal impedance reduces the allowable power dissipation per unit area of the integrated circuits for a maximum transistor operation temperature. This may limit the scale of the integrated circuits as many important application areas such as microprocessors operate in a thermally-limited regime today [8, 9] . Second, the higher thermal impedance increases the thermal time constant for the individual transistors. This would therefore increase the relative importance of thermal history effect and increase the difficulty of designing reliable circuits [10] . Finally, the increased thermal impedance may require a recalibration of on-wafer processing steps [11] . A hybrid approach that utilizes non-uniform buried oxide thickness across the wafer may resolve some to these constraints that currently limit the usefulness of such a platform [12] . Although this platform has been demonstrated in an academic setting, further process development is required in an industrial setting as this approach requires a radical change to the initial front-end process of a CMOS fabrication line. 
Backend, On-CMOS Processing
The second approach is to introduce new steps into the backend of the CMOS process to fabricate photonic devices on top of the existing stackup as shown in Figure 2 [13] [14] [15] . This offers some benefit for standard foundry compatibility as some process development for this approach may be done as post-processing on existing electronic designs. Additionally, no processing modifications are required in the performance critical front end of line as in the previous approach. However, longterm usefulness of such a platform still remains in question. Since no processing is shared with the existing electronic devices, many additional steps will be required, potentially increasing the product cost. This additional processing needs to also reverse the standard CMOS trend of reduced backend precision. Beyond a convenience issue of reducing process complexity, the lithographic imaging environment far from the silicon wafer surface is degraded by the topology and non-uniform reflections introduced by the underlying material stackup. This may present a significant technological barrier to manufacturing fabrication sensitive nanophotonic devices with high yield in this manner. Additionally, the thermal budget of the electronics may be reduced since this approach still requires the formation of additional thick layers in the top thermal path. Finally, this approach would still represent a significant process customization that would require a large photonics user base to support the development and share mask costs. The backend photonic platform is composed of the least mature set of photonic devices. All wafer-level processes must have peak temperatures below 450 °C to prevent damage to the backend dielectric stackup. This constraint places strict limits on allowable processing technologies. Either low temperature nitride or amorphous silicon waveguides are available. Amorphous silicon waveguides with ~1.2 dB/cm propagation loss have been demonstrated [16] . Low temperature nitride waveguides have achieved similar waveguide losses [17, 18] . In addition to silicon-based modulators, electro-optic polymer modulators are also available since the thermal budget of the process is dramatically reduced. Nitride ring resonators with 8 dB extinction ratios at 20 Gbps that require 6 V drive signals have been demonstrated [18] . Assuming that laser-crystallization can enable polysilicon modulators, the best literature results include a 2.5 Gbps modulator with 10 dB extinction and 950 fJ/bit energy dissipation [19] . The biggest missing component is a suitable photodetector. Defect-state polysilicon resonant photodetectors achieving 0.15 A/W may be integrable [20] . Otherwise, polycrystalline germanium MSM Shockley-barrier photodetectors are an available option, but suffer from large dark currents. The lowest leakage current reported for such devices is 77 µA [21] .
Hybrid Integration
The final major proposed approach for photonic device integration is a modification of the thick-SOI platform. Since the modifications required to integrate photonics in the CMOS front end reduce the density and performance of integrated electronics, a layer stacking approach in which a separately fabricated largely photonic layer would be bonded to the standard state-of-the-art high density electronics CMOS layer as shown in Figure 3 [22] [23] [24] [25] [26] . Two variations of this approach are differentiated by whether or not the photonic layer includes drive transistors or relies on transistors in the standard CMOS chip. If drivers are not included in the photonic layer, the additional parasitic of 20-25 fF in state-of-the-art face-to-face bonding demonstrations [25] would roughly triple the intrinsic capacitance of the modulator and photodiode components [26] and decrease link energy efficiency. If drivers are included in the photonic layer, the two layers could efficiently communicate with each other, as well as perhaps additional electronic layers bonded in the stack, through copper vias fabricated using 3D integration technology. Both approaches eliminate the high cost of I I 1 . .
modifying state-of-the-art electronics processes. However, as a result, the photonics designer no longer has access to include such state-of-the-art transistors in the photonic layer. Additionally, the presence of the additional layer bonded in the top thermal path of the electronics reduces the allowable thermal budget even more than the backend integration approach. The largest problem with this approach is still the high costs associated with 3D integration which result from several issues: the separate fabrication of the two active layers, the additional complication and processing required for the bonding, and the coupling of the yield of the two chips and the bonding process. Since the 3D integration platform enables separate optimization of the photonic components from electronic functionality, best-in-class photonic results are available. Waveguide losses in shallow-ridge-etch silicon waveguides are as low as 0.274 dB/cm [27] . Ring resonator modulators achieve 12.5 Gbps operation and enable 135 fJ/bit energy efficiency with hybrid-integrated CMOS drivers [28] . Integrated germanium photodiodes achieve >20 GHz bandwidth with 1.05 A/W at 1550nm [29] .
The electrical interface to all of these photonic components must also be considered as well. To accurately compare any interconnect topology, the total link from clocked, logic-level latch on one chip to clocked, logic level latch on the other must be considered. Further details on the implications of this requirement and introduction to the circuit design concepts required to understand the tradeoffs will be discussed in Chapters 2 and 5. For initial discussion of integration approaches, it is sufficient to first generally consider the important aspects of the connections between the photonic and electrical devices. For devices that require the driving voltage to switch billions of times a second, as is the case for the modulators considered for this thesis, the total capacitance of the switching node largely determines the energy dissipation. As such the connection parasitics, or stray wiring capacitance, must be minimized. To first order, this means that the physical distance between the driving circuits and active photonic components must be minimized. Further, this same stray capacitance directly impacts the sensitivity of the photoreceiver circuit. Since the photodetector transduces the absorbed photons into current, the initial signal to be sensed is a finite charge per data bit. In CMOS circuitry, the measureable signal can always be expressed as a voltage, or voltage difference on specific transistor gates. Since the transistor gate, as well as the wiring parasitics and the photodetector itself, can be modeled to first order as a capacitor, minimizing the total capacitance maximizes the effective signal resultant from the received optical bit. The stray capacitance therefore impacts the net sensitivity of the optical link as well as the energy efficiency. These constraints therefore dictate that the magnitude of parasitics present at the connections between the electronic and optical devices is an important figure-of-merit for an integrated optical link fabrication platform.
STANDARD PROCESS INTEGRATION METHODOLOGY
For CMOS integration, we have acted as a standard multi-project electronics customer at Texas Instruments and IBM, requiring zero in foundry process changes. Our integrated electronic photonic designs share mask sets and all in foundry processes with standard electronics customers as shown in Figure 4 . This approach allows us to leverage the existing infrastructure and economies of scale established by the $250B yearly revenue silicon semiconductor electronics industry. For DRAM integration, we have worked closely with Micron Technology to insert photonic device layers within the existing manufacturing flow that do not degrade performance and cause minimal product cost increases. In contrast to the CMOS case where the work took place on the production manufacturing lines, we have pursued a short-flow methodology with DRAM integration to test the photonic devices in a less expensive process representative of the full production line.
Million Transistor
Circuit Test Rows Figure 4 . (a) Integrated photonic-electronic die produced in a 32 nm bulk CMOS process. Die shared a (b) mask set with a full reticle of standard electronic projects submitted by other customers. All in foundry fabrication steps were performed in the standard electronic process on (c) a 30 cm wafer.
CMOS
In our monolithic integration platform, the waveguide cores are implemented in the patternable front-end silicon layers. In the SOI-CMOS process, there are two such available layers: the singlecrystalline silicon transistor body layer further referred to as the body-Si layer, and the polycrystalline silicon transistor gate layer further referred to as the poly-Si layer. In the bulk-CMOS process, the transistor body is fabricated directly in the handle wafer leaving only the poly-Si layer available as the waveguide core. By configuring the surrounding material stack-up using available design layers [7] , the EPIC platform cross-sections, shown in Figure 5 (a) and Figure 5(b) for the SOI-and bulk-CMOS processes respectively, are available in standard electronic foundries. Another important aspect of the development of this platform is to integrate the layout of the photonic devices within the industry standard electronic design tools. In addition to enabling codesign of the photonic and electronic blocks, photonic device design preparation that is consistent with standard electronic layout is required for the foundry to accept the design for fabrication. Since the processing mask set for a state-of-the-art electronics process cost between two and five million dollars [30] , it is necessary for small projects to join together to share this expense. This is common practice in the electronics industry. Therefore if the photonic designs can be produced such that they are indistinguishable from electronic designs, nanophotonics can piggyback on the much larger industry. Additionally, since the processing conditions are optimized for a specific set of design parameters, geometric rules must be verified to be within an acceptable range for successful fabrication. Since the on-wafer processing is shared with other customers, compliance with these rules is mandatory. Furthermore, the complexity associated with a mature fabrication platform results in between 40,000 and 60,000 rules that must be automatically verified in a process known as design rule checking (DRC) [31] . Care must be taken in the layout of the non-traditional, photonic structures to ensure compliance.
Utilizing the existing layers constrains the waveguide core thicknesses to values chosen to be optimal for transistor design at the current process generation. Instead of the ~220 nm thickness currently used in silicon photonic projects, the body-Si layer thickness ranges from 80-120 nm and the poly-Si layer thickness ranges from 65-100 nm depending on process generation. For passive photonic devices, this limits the minimum allowable bend radius for a given operating wavelength. SOI processes offer the designer flexibility to vertically stack the body-Si and poly-Si layers, separated only by a nanometer-scale oxide, for tighter bends where necessary. Within a deeplyscaled IBM 45nm SOI-CMOS foundry process, results demonstrating high performance passive photonic devices with resonator quality factors in excess of 200,000 fabricated in this platform have been presented [1] . Further, fully monolithic carrier-injection-modulator-based transmitters operating at 600 Mb/s have been demonstrated [1] . Existing monolithic integration platforms within bulk-CMOS processes are limited by the high intrinsic loss of the available polycrystalline silicon layers. Within a deeply-scaled Texas Instruments 65nm bulk-CMOS process, the lowest achieved waveguide loss was 55 dB/cm at a wavelength of 1550nm [2] . 100 µm Figure 6 . (a) Cross-sectional scanning electron micrograph (SEM) of a 28nm bulk-CMOS die after localized substrate removal in the photonic region [2] . Total undercut width of 271 μm is more than 3x the largest design width to demonstrate film stability and planarity. (b) Optical micrograph of back-side etched local substrate removal region of a 45nm SOI-CMOS die [1] .
The oxide layers below the polysilicon layer in a modern bulk process, known as the shallow trench isolation (STI), and the BOX below the single crystalline silicon layer in a modern SOI process are all thinner than 300 nm. These thin oxide layers would cause propagation loss greater than 500 dB/cm due to the leaky optical mode [32] . To prevent this problem without process modification or the use of specialized starting substrates, a scalable, post-process front side localized substrate removal technology has been developed [33] . The end result of this process is an air pocket under the photonic regions and an unmodified local environment in the electronic regions as shown in Figure 6 (a). Alternatively, back-side local substrate removal can be used achieve the same end goal as also shown in Figure 6 (b). Further details on required post-processing techniques are provided in Refs. [1, 2] .
DRAM
The flexibility of the process development available within DRAM enables a slightly different process integration methodology. Similar to a bulk-CMOS process, the polysilicon used for the transistor gate formation is used as the high index waveguide core. Additional process modules can be added to aid in device creation. For example, instead of requiring local substrate removal, deep trench isolation may optionally be added to the process to eliminate the requirement of further postprocessing to enable optical functionality. Further functionality for device creation can be added by adding a partial etch to enable two thicknesses of the waveguide core. A basic set of the required photonic devices that must be integrated in the process is shown in Figure 7 . Currently, device and process development has focused on either solid phase epitaxy (SPE) silicon waveguides [34, 35] or deposited polycrystalline silicon waveguides [3] . Both approaches have yielded waveguide losses below 10 dB/cm. To this point, high levels of photonic integration have been achieved [36] , but no monolithic electronic-photonic integrated memory demonstrations have been published. Figure 7 . Monolithic DRAM photonic cross-sectional integrated device proposal.
